Skip to content

Memorias y familias lógicas (TTL, CMOS)

TTL and CMOS are introduced with the gates in unit 3 (levels, 74LS vs 74HC vs 4000, 74HCT). This unit finishes memories and the electrical details (fan-out, interfacing, power).

Unit content for Memorias y familias lógicas (TTL, CMOS) (dsl-t13).

Mark complete on the study path when finished.